

FAILURE ISOLATION IN A DISTRIBUTED PROCESSING SYSTEM  
EMPLOYING RELATIVE LOCATION INFORMATION

FIELD OF THE INVENTION

This invention relates to distributed processing systems  
5 having a plurality of processor nodes, for example, in control  
systems, and, more particularly, to isolation of failures in  
distributed processing systems having a plurality of processor  
nodes coupled by a multi-drop bus network.

BACKGROUND OF THE INVENTION

10 In a system having a plurality of processor nodes, it  
becomes difficult to isolate failures. As pointed out, e.g., by  
U.S. Patent No. 6,031,819, a failure detector and alarm may be  
provided at each node of a system to detect and isolate a  
failure, with the result that failure isolation is expensive. An  
15 alternative method is to provide a detailed map of the system and  
provide specific diagnostic routines to run on the system, but  
may require an external device such as a laptop, with special  
purpose software or hardware to communicate with the specific  
processors and aid in the diagnosis. In a distributed control  
20 system, such as is employed in an automated data storage library,

DOCKET: TUC920000084-US1

the processor nodes may comprise a microprocessor and a non-volatile memory. Thus, the routines may be maintained on an external processor, such as a laptop PC, having a connector cable and diagnostic software, and the routines must be tailored to the specific configuration of processors of the distributed control system. The user must be familiar with the emulator software, and the diagnostic routines must be able to run over the emulator software. Further, the diagnostic routines must be supported to respond to changes in the underlying distributed processing system over time.

Such diagnostic routines can only locate "hard" failures, which still occur at the time that the diagnostic routines are being run. Failures that occur involving communication across a network, such as a multi-drop bus network, may be intermittent, so it is difficult for such diagnostic routines to locate and diagnose the failures. One example of such a failure comprises a loose pin which occasionally makes contact and occasionally comprises an open circuit.

Diagnosis of such failures therefore requires service cost to bring a trained user with an external processor to the system, to conduct the diagnostics, and to isolate and locate the failures. The system may be down, or may be unreliable, for the duration of the time between the first occurrence of a failure and the isolation, location and repair of the failure.

SUMMARY OF THE INVENTION

An object of the present invention is to isolate failures in a distributed processing system without a requirement for external diagnostics.

5 Another object of the present invention is to preserve information which allows the isolation of intermittent failures.

Disclosed are distributed processing systems, methods, computer program products, nodes of processing systems, and an automated data storage library, for isolating failures in  
10 distributed processing systems comprising processor nodes coupled by multi-drop bus networks.

Each of a plurality of the processor nodes has information determining relative locations of the processor nodes on the multi-drop bus network, and is associated with a local error  
15 indicator. The plurality of processor nodes each independently tests access to other processor nodes on the multi-drop bus network. Upon a testing processor node detecting a failure to access at least one of the other the processor nodes, the failure detecting processor node determines, from the provided  
20 information of relative locations, the processor node having failed access which is closest to the failure detecting processor node. In one alternative, the testing processor nodes test access to all the other processor nodes. In another alternative,

DOCKET: TUC920000084-US1

each of the testing processor nodes tests access to its adjacent node or nodes. At a minimum, at least one of the processor nodes must test access to a plurality of other nodes. The failure detecting processor node stores and subsequently posts, at its  
5 associated local error indicator, an identifier of the closest processor node having failed access. A user may inspect the local error indicators and thereby isolate the detected failure, even though the failure may have been intermittent.

In one embodiment, the local error indicator comprises a  
10 character display, such as an LED or an LCD display of at least one character.

Additionally, upon the access testing by any of the plurality of testing processor nodes detecting a failure to access all of the other processor nodes, the failure detecting  
15 processor node posts a special identifier at the associated local error indicator. Thus, the user is provided a special identifier which indicates that the detected failure may be at the inspected processor node.

As the result, a user is able to examine the local error  
20 indicators and isolate the access failure, and to conduct repairs without a requirement for external diagnostics.

Alternatively, an error message representing the identifier is posted to an error log; and, subsequently, the posted error messages of the plurality of processor nodes may be accumulated.

DOCKET: TUC920000084-US1

Thus, the accumulated error messages may be analyzed at a convenient time, allowing the user to isolate and repair multiple intermittent failures.

For a fuller understanding of the present invention,  
5 reference should be made to the following detailed description taken in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of an embodiment of a distributed processing system comprising processor nodes coupled by a  
10 multi-drop bus network implementing the present invention;

FIG. 2 is a block diagram of an alternative embodiment of the distributed processing system of FIG. 1;

FIG. 3 is a block diagram of an automated data storage library implementing the distributed processing system of FIG. 1;

15 FIG. 4 is a diagrammatic representation of an embodiment of a table of relative locations of the distributed processing system of FIGS. 1 and 3 in accordance with the present invention;

FIG. 5 is a diagrammatic representation of an alternative embodiment of a table of relative locations of the distributed  
20 processing system of FIGS. 1 and 3;

DOCKET: TUC920000084-US1

FIG. 6 is a diagrammatic representation of an embodiment of a table of relative locations of the distributed processing system of FIG. 2 in accordance with the present invention; and

FIG. 7 is a flow chart depicting an embodiment of a computer  
5 implemented method in accordance with the present invention.

#### DETAILED DESCRIPTION OF THE INVENTION

50 100 110 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 27

DOCKET: TUC920000084-US1

connections, interfaces, code, etc. Herein, a multi-drop network refers to any communication network where a break in the communication lines causes one or more subsequent communication failures. In accordance with the present invention, the

5 processor nodes 110-118 comprise a processor 120-128, which may comprise special logic circuits or a microprocessor, for example, of the type commercially available from Intel or AMD, as is known to those of skill in the art. The processor nodes additionally comprise a memory for storing computer readable  
10 program code 130-138 usable with the processor for testing access to other processors, and for storing information, for example, in a table 140-148 providing relative locations of the processor nodes on the multi-drop bus network. The memory, for example, comprises a non-volatile memory, such as an NVRAM commercially  
15 available from Intel or AMD, or an EEPROM or flash memory, as is known to those of skill in the art. Local error indicators 150-156 are associated with one or more processor nodes for posting an identifier of a processor node at which the tested access failed. The local error indicator preferably comprises a  
20 character display, such as an LED or an LCD, which displays one or more individual characters, such as numeric, alphanumeric, and/or special characters. An alternative embodiment of a local error indicator comprises a flashing LED and counter which

DOCKET: TUC920000084-US1

provides a numerical output by means of a sequence of flashes. Such indicators are known to those of skill in the art.

In one embodiment, the local error indicator is directly associated with and coupled to a single processor node, such as 5 local area indicators 150-153 and processor nodes 110-113. In another embodiment, more than one of the processor nodes are each uniquely associated with and coupled to a single local area indicator, such as processor nodes 116-118 and local area indicator 156. In a preferred embodiment, the local error 10 indicator 156 provides a separate indication for each processor node, either by having multiple displays or by sequentially displaying the indications. In an alternative embodiment, a priority algorithm may select the error indication for display.

In any embodiment, the local error display may be mounted at 15 or near the processor node, or alternatively may be remotely mounted, for example, on the frame structure.

The multi-drop bus network 119 of FIG. 1 is arranged in a sequence of drops to each processor node 110-118, such that any one node is located adjacent at least one other processor node in 20 the drop sequence, similar to a daisy-chain. Thus, for example, processor node 110 is adjacent processor node 111, and processor node 111 is adjacent processor node 110 in one direction and adjacent processor node 112 in the other direction. Processor



DOCKET: TUC920000084-US1

nodes 113-118 are progressively further away from processor nodes 110 and 111.

In accordance with the present invention, upon a failure of access between processor node 111 and processor node 112, such  
5 that neither processor node 110 nor processor node 111 are able to access any of processor nodes 112-118, both processor node 110 and processor node 111 will indicate that the failure of access is at the closest processor node having failed access, which is processor node 112. Similarly, processor nodes 112-118 are  
10 unable to access either of processor nodes 111-110, and all of the processor nodes 112-118 will indicate that the failure of access is at the closest processor node having failed access, which is processor node 111. As will be discussed, upon each of the processor nodes 110-118 posting, at an error indicator  
15 150-156 local to the failure detecting processor node, an identifier of the closest processor node having failed access, an examination of the local error indicators quickly allows a user to isolate the failure to a point between processor node 111 and processor node 112.

20 Additionally, upon the access testing by any of the plurality of testing processor nodes detecting a failure to access all of the other processor nodes, the failure detecting processor node posts a special identifier at the error indicator.

DOCKET: TUC920000084-US1

Thus, the user is provided a special identifier which indicates that the detected failure may be at the inspected processor node. For example, upon a failure of access at processor node 112, such that none of processor nodes 110, 111 nor processor nodes 113-118  
5 are able to access processor node 112, all of the processor nodes 110, 111, and 113-118 will indicate that the failure of access is at the closest processor node having failed access, which is processor node 112. Processor node 112 is unable to access any of the other processor nodes 110, 111, and 113-118, and posts the  
10 special identifier. As will be discussed, upon each of the processor nodes 110-118 posting, at an error indicator 150-158 local to the failure detecting processor node, an identifier of the closest processor node having failed access or the special identifier, an examination of the local error indicators quickly  
15 allows a user to isolate the failure to processor node 112.

An alternative arrangement of a multi-drop bus network 160 is illustrated in FIG. 2, in which a plurality of nodes are at an equal location, and in which the drops are tiered or cascaded, providing multiple processor nodes of the multi-drop bus network.  
20 Processor nodes 170-172 may be considered to be at an equal location, and processor node 173 is cascaded or tiered from processor node 172, comprising multiple processor nodes. Upon multiple failures at the multiple processor nodes, the present

DOCKET: TUC920000084-US1

invention selects a predetermined one of the multiple processor nodes 170-172 and/or 172, 173 to identify the closest processor node in the sequence. One way of providing the predetermined selection is to identify one of the multiple processor nodes as  
5 having a higher priority than other processor nodes. For example, processor node 172 is identified as having the higher priority than equal location processor nodes 170, 171, and than tiered processor node 173. The selection then comprises selecting the multiple processor node 172 as having the higher  
10 priority. Herein, equal location processor nodes and/or tiered processor nodes are defined as multiple processor nodes.

As discussed above with respect to FIG. 1, the processor nodes 170-173 of FIG. 2 each comprises a processor 180-183. In order to provide precise isolation, it is preferred that each of  
15 the processor nodes 110-118 and 170-173, conduct the access testing of the present invention and provide the identifier of the closest processor node having failed access. However, the invention remains workable in the event one or more of the processor nodes, such as processor node 172, is not provided with  
20 the computer readable program code, table, or local error indicator.

In the example depicted in FIG. 2, processor nodes 170, 171 and 173 additionally comprise a memory for storing computer

DOCKET: TUC920000084-US1

readable program code 185-187, usable with the processor for testing access to other processors, and for storing a table 190-192 determining relative locations of the processor nodes on the multi-drop bus network. The processor nodes 170, 171 and 173 5 additionally each comprises a local error indicator 195-197 for posting an identifier of a processor node at which the tested access failed. Thus, processor node 172, without the programmable code, etc., will not test for, and will not provide any indication of, a failed access. However, the identifiers of 10 each of the other processor nodes will still allow a user to quickly isolate the failed access.

Each of the processors 120-128, of FIG. 1, and 180, 181 and 183 of FIG. 2 is provided with computer readable program code usable with the processor for operating in accordance with the 15 present invention. The program code may comprise one or more program products, and may be supplied with an application program and stored in a provided memory, may be supplied with a diskette or CD-ROM at a terminal, or may be implemented in a PROM, and comprise an article of manufacture, or may be received from the 20 network, or may be received or implemented by other similar means. The requirement for the memories are that they store digital representations of computer executable instructions. The computer readable program code operates associated devices, such

DOCKET: TUC920000084-US1

as the local error indicator, and tests the associated bus network, through the computer processor or processors.

FIG. 3 illustrates an embodiment of an automated data storage library 10 implementing the distributed processing system 5 of FIG. 1. The automated data storage library stores and retrieves data storage media stored in storage shelves. An example of an automated data storage library which may implement the present invention is the IBM 3584 tape library. The automated data storage library comprises a base frame 11, may 10 additionally comprise one or more extension frames 12, and may comprise a high availability frame 13.

The base frame 11 of the library 10 comprises one or more data storage drives 15, and an accessor 18. The accessor 18 includes a gripper assembly 20, a motor driver system 19, and may 15 include a bar code scanner 22 or reading system, such as a smart card reader or similar system, mounted on the gripper 20, to "read" identifying labels on the data storage media. The data storage drives 15, for example, may be optical disk drives or magnetic tape drives, and the data storage media may comprise 20 optical or magnetic tape media, respectively, or any other removable media and associated drives, or removable data storage device. The automated data storage library may also comprise an

DOCKET: TUC920000084-US1

operator panel 23 or other user interface, such as a web-based interface, which allows a user to interact with the library.

The extension frame 12 comprises additional storage shelves, and may comprise additional data storage drives 15 and/or an operator panel. The high availability frame may also comprise additional storage shelves and data storage drives 15, and comprises a second accessor 28, which includes a gripper assembly 30, a motor driver assembly 29, and may include a bar code scanner 32 or other reading device, and an operator panel 280, or other user interface. In the event of a failure or other unavailability of the accessor 18, or its gripper, etc., the second accessor 28 may take over or may be operational in reduced performance mode.

Still referring to FIG. 3, the accessors 18, 28 each comprises a motor driver system 19, 29 operated by an XY processor node 110, 118. The motor driver systems 19, 29 have servo motors for, e.g., moving the associated accessor in the X direction and the gripper in the Y direction. In some libraries, the X direction is a straight horizontal direction, with storage shelves for the data storage media and the data storage drives arranged in columns and rows on one or both sides of the accessor, and in others, the X direction is a circumferential horizontal direction, with the storage shelves and drives

DOCKET: TUC920000084-US1

arranged around a cylinder, and in both, the Y direction is vertical. The grippers 20, 30 each are operated by an accessor processor node 112, 116 to put and release, or to retrieve and grip the data storage media at the storage shelves and to load 5 and unload the data storage media at the data storage drives 15. As is understood by those of skill in the art, a garage area may be provided for storage of accessor 18, and high availability frame 13 may either have a garage area or be without storage shelves or data storage drives to provide storage of accessor 28.

10 Referring to FIG. 3, the library 10 receives commands from one or more host systems 40, 41 or 42. The host systems, such as host servers, communicate with the library, either directly, e.g., on path 80, or through one or more data storage drives 15, providing commands to access particular data storage media and 15 move the media, for example, between the storage shelves and the data storage drives. The commands are typically logical commands identifying the media and/or logical locations for accessing the media.

The library is controlled by a distributed control system 20 for receiving the logical commands and converting the commands to physical movements of the accessor 18, 28 and gripper 20, 30, and for operating the servo motors in accordance with the desired physical movements. The distributed control system may also

DOCKET: TUC920000084-US1

provide the logistical support, such as responding to host requests for element status, inventory, library status, etc. The specific commands, the conversion of those commands to physical movements, and the operation of the servo motors are known to those of skill in the art and will not be repeated here.

The distributed control system comprises a communication processor node MCC-1 111 in the base frame 11. The communication processor node provides a communication link for receiving the host commands, either directly or from the drives 15. The communication processor node 111 may additionally provide a communication link for operating the data storage drives 15. The accessor processor node ACC-A 112 is coupled to the communication processor node 111 by means of the multi-drop bus network 119. The accessor processor node is responsive to the linked commands, and operates the gripper 20 and provides X and Y move commands. The accessor processor node 112 is preferably located at the accessor 18, and may be mounted at the gripper 20, for operating the gripper. The XY processor node XYC-A 110 may be located at the motor driver system 19 of the accessor 18. The XY processor node 110 is coupled to the accessor processor node 112 by means of the multi-drop bus network 119, and may be responsive to the X and Y move commands of the accessor node, operating the servo motors of the motor driver system 19. Also, an operator panel



DOCKET: TUC920000084-US1

processor node OPC-A 113 is provided at the operator panel 23 for providing an interface for an operator to communicate over the multi-drop bus network 119 between the operator panel and the communication processor node 111, the accessor processor node 5 112, and the XY processor node 110.

As discussed in coassigned US Patent Application 09/573,531, the multi-drop bus network 119 may comprise a common bus 60 of frame 11, coupling the communication processor node 111 to the accessor processor node 112, and coupling the accessor processor 10 node 112 to the XY processor node 110. The operator panel processor node 113 may also be coupled to the common bus 60. The illustrated example of the multi-drop bus network comprises the commercially available "CAN" bus system, which has a standard access protocol and wiring standards, for example, as defined by 15 CiA, the CAN in Automation Association, Am Weich selgarten 26, D-91058 Erlangen, Germany.

In one embodiment, processor nodes 110-113 may comprise sequential locations at separate drops of the multi-drop bus network 119. In an alternative embodiment, common bus 60 20 comprises a single drop of the multi-drop bus network 119, or equivalent, and processor nodes 110-113 comprise an equal relative location.

DOCKET: TUC920000084-US1

As is known to those of skill in the art, various communication arrangements may be employed for communication with the hosts and with the data storage drives. In the example of FIG. 3, host connections 80 and 81 are SCSI busses. Busses 80 and 81 may comprise versions of a SCSI bus that provides each data bit on its own twisted pair of wires in the bus cable. Bus 82 comprises an example of a fibre channel arbitrated loop which is a high speed serial data interface, allowing transmission over greater distances than the SCSI bus systems. In the illustrated example, the data storage drives 15 are in close proximity to the communication processor node 111, and may employ a short distance communication scheme, such as SCSI, or a serial connection, such as RS-422 or RS-232.

Still referring to FIG. 3, an extension frame 12 is provided with an extension common bus 162, which is coupled to the base frame common bus 60, forming a continuation to the multi-drop bus network 119. Another communication processor node 114 may be located in the extension frame and may communicate with hosts and/or with any data storage drives 15 in frame 12, e.g., at input 166. Thus, commands from hosts may be received either directly or via the data storage drives. The communication processor node 114 is coupled to the extension common bus 162, the communication processor node providing a communication link

DOCKET: TUC920000084-US1

for the commands and data to the extension common bus, so that the commands are linked to the base frame common bus 60 and to the accessor processor node 112.

Additional extension frames with identical communication 5 processor nodes 114, storage shelves, data storage drives 15, and extension busses 162, may be provided and each is coupled to the adjacent extension frame.

As discussed above, various processor nodes in any extension frame 12 may comprise different relative locations, or the common 10 bus 162 may comprise an equal relative location for multiple processor nodes.

Further, referring to FIG. 3, the automated data storage library 10 may additionally comprise another accessor 28, for example, in a high availability frame 13. The accessor 28 may 15 comprise a gripper 30 for accessing the data storage media, and a motor driver system 29 having servo motors, for example, for moving the accessor in the X direction and the gripper in the Y direction. The high availability frame may be adjacent to an extension frame 12, or adjacent the base frame 11, and the 20 accessor 28 may run on the same path as accessor 18, or on an adjacent path. The high availability frame 13 may also have an operator panel 280. The distributed control system may additionally comprise an extension common bus 200 of the

DOCKET: TUC920000084-US1

multi-drop bus network 119 coupled to the extension common bus 162 of an extension frame or to the common bus 60 of the base frame. Another communication processor node 117 may be provided, located in the high availability frame 13 for receiving commands 5 from hosts, either directly or via data storage drives 15, e.g., at input 256. The communication processor node is coupled to the high availability frame extension common bus 200, providing a communication link for the commands and data to the extension common bus. An accessor processor node ACC-B 116 is located at 10 the other accessor 28, coupled to the high availability frame extension common bus 200. Any processor node of the high availability frame may be programmed to determine if the base frame accessor 18 is unavailable, and, in the event the base frame accessor is unavailable, to activate the accessor 28. As 15 is known to those of skill in the art, garage areas should be provided for any inactive accessor to allow access by the active accessor to all storage shelves and data storage drives. Alternatively, both accessors may be operated simultaneously, as is known to those of skill in the art, to provide higher 20 performance.

The accessor processor node 116, when the accessor 28 is activated, is responsive to the linked commands of the communication processor nodes, and may operate the gripper 30 and

DOCKET: TUC920000084-US1

provide X and Y move commands, both in exactly the same manner as the accessor processor node 112. An XY processor node XYC-B 118 at the motor driver system 29 is coupled to the high availability frame extension common bus 200 of the multi-drop bus network 119, 5 and is responsive to the move commands of the accessor processor node 116, operating the servo motors.

An operator panel processor node OPC-B 115 is provided at the operator panel 280 for providing an interface for the operator. The operator can communicate over the multi-drop bus 10 network 119 between the operator panel and the communication processor node 117, the accessor processor node 116, and the XY processor node 118.

In this manner, the multi-drop bus network 119 of FIG. 1 provides communication between each of the processor nodes 15 110-118 as implemented in the data storage library 10 of FIG. 3. In the illustration of FIGS. 1 and 3, the multi-drop bus network is implemented with the processor nodes in a sequence, and, alternatively, common busses 60, 162 and 200 each comprises an equal relative location.

20 Referring additionally to FIG. 2, the alternative arrangement of a multi-drop bus network 160 may also be implemented in the automated data storage library of FIG. 3. As illustrated in FIG. 2, the network implementation is shown in

DOCKET: TUC920000084-US1

base frame 11, and the drops are tiered or cascaded as well as in an equal relative location, providing multiple processor nodes. Processor nodes 170-172 may be considered to be in an equal relative location, and processor node 173 is cascaded or tiered  
5 from processor node 172, comprising multiple processor nodes.

In accordance with the present invention, the first step of the method for isolating failures comprises each of a plurality of the processor nodes determining the relative locations of the processor nodes on the multi-drop bus network. Examples of  
10 information, such as tables, which provide the relative locations of the processor nodes are illustrated in FIGS. 4-6. Referring additionally to FIG. 7, the tables are provided in step 400, for example, by an entry by a user at initialization of the system. The entry may be made at an operator panel 23 or 280, or may be  
15 provided from a host system, and is replicated across each of the processor nodes and stored by the processor of the node in the memory. Alternatively, step 400 may comprise part of an update to the system when modules are added, upgraded or replaced, or of an automatic configuration, or of set-up.

20 The provided information, e.g., of the tables of FIGS. 4-6, may comprise specific bus addresses or device numbers for the processor nodes, or alternatively may comprise ranges of addresses or numbers.

Herein, the provided information, or table, refers to any storage arrangement, such a tables, structures, variables, registers, or arrays, and may be single or multiple combinations of these.

5 Table 300 of FIG. 4 represents an example of provided information of relative locations of the processor nodes, comprising a direct sequential numbering of the processor nodes. The processor nodes are represented by their bus addresses 303, and are not necessarily as represented in the illustrated table.

10 For example, the addresses are standardized addresses for the particular multi-drop bus network, such as LUN addresses for a SCSI bus network. Each of the processor nodes, for example, processor nodes 110-118 of FIG. 1 are depicted, is arranged in sequence, and is assigned a location identifier 305 which is in

15 numerical sequence, from one end of the multi-drop bus network, e.g., network 119, to the opposite end of the network. Thus, any of the processors, knowing its own address, when detecting unavailable processor nodes, can easily use the list sequence to determine from the provided relative locations of the list

20 sequence, the processor node 303 having failed access which is closest to the failure detecting processor node. Once the closest processor node for which access failed has been determined, the failure detecting processor node stores an

DOCKET: TUC920000084-US1

identification of the location of that closest node, and subsequently posts, at its associated local error indicator, the identifier 305 of that closest processor node. The stored identification and the identifier may be identical, or,

5 alternatively, the stored identification may be more extensive.

When encoded in the memory of the processor node, the table may take any suitable form, such as a sequential listing, as is known to those of skill in the art.

10 A special identifier 309 is provided, e.g., "80", so that upon the access testing by the testing processor node detecting a failure to access all of the other processor nodes, the failure detecting processor node posts the special identifier 309 at the associated local error indicator. For example, in FIG. 1, upon a failure of access at processor node 112, such that processor node  
15 112 is unable to access any of the other processor nodes 110, 111, and 113-118, processor node 112 posts the special identifier 309.

Table 310 of FIG. 5 represents an alternative identification arrangement for the provided information of relative locations.

20 Again, each of the processor nodes, for example, processor nodes 110-118 of FIG. 1 are depicted, is arranged in sequence by its address 313, from one end of the multi-drop bus network, e.g., network 119, to the opposite end of the network. Each of the



DOCKET: TUC920000084-US1

processor nodes is assigned a location identifier 315 which comprises an identification 316 of the type of processor node, and an identification 317 of the frame of the library in which the processor node is located. The local error indicator is 5 preferably a character display, and, if displaying four characters, the failure detecting processor node posts, at its local error indicator, both the type identifier 316 and the frame identifier 317 of the closest processor node for which access failed. If the local error indicator is a two character display, 10 the display must store the characters and alternately display the type identifier 316 and the frame identifier 317. In the example of the table of relative locations of FIG. 5, a code of "25" indicates a communication processor node, a code of "26" indicates an operator panel processor node, a code of "27" 15 indicates an accessor processor node, and a code of "28" indicates an XY processor node.

The special identifier 319 comprises both a special type code, e.g., code "29" and a special frame code "80".

Table 320 of FIG. 6 represents the identification 20 information for the relative processor node locations of table 310 of FIG. 5 as implemented for the multiple processor nodes of the multi-drop bus network implementation 160 of FIG. 2 for the processor nodes of frame 11 of the library of FIG. 3. The change

DOCKET: TUC920000084-US1

comprises noting that, in the implementation of FIG. 2, processor nodes MCC-1 170, processor node OPC-A 171, and processor node XYZ-A 172 are at an equal relative location. Processor node ACC-A 173 is cascaded or tiered from processor node XYZ-A 172,

5 comprising multiple processor nodes on the same drop of multi-drop bus network 160. In the example, the addresses 323, the locations 325, the identifiers 326 and frame identifiers 327 are the same as discussed above with respect to FIG. 5. However, to allow a display of an identifier of a single processor node in  
10 the event of multiple failures, a relative priority 328 is provided for the multiple processor nodes 170-173. In the illustrated example, processor node ACC-A 173 has the higher priority. Thus, upon the access testing by a testing processor node detecting a failure to access both processor node 172 and  
15 173, the processor node selects the identifier for the higher priority processor node for display at the local error indicator, which, in the example, is processor node 173, identified as "27-01", comprising the type identifier from column 326 and the frame number from column 327.

20 Referring to FIG. 7, step 400 is conducted once, and the access testing, beginning at step 410, is conducted periodically or at any idle time for a processor node. Alternatively, the test may be triggered by a failure within the node, which may be

DOCKET: TUC920000084-US1

due to external or internal factors. The access test step 410 comprises, at each processor node having the test code, attempting an access to one or more of the other processor nodes, employing the address of the node, such as the address 303 of table 300 of FIG. 4. In one alternative, the testing processor nodes test access to all the other processor nodes. In another alternative, each of the testing processor nodes tests access to the adjacent processor node or nodes. For example, a processor node at an end of a bus may only have one adjacent processor node. The testing processor nodes may comprise a mixture of tests, but, at a minimum, at least one of the processor nodes must test access to a plurality of other processor nodes. The accesses are done sequentially, or alternatively as a broadcast if the network allows. The accessed processor node will either respond, in which case the access test was successful, or it will not respond, which is a failure. Step 411 determines whether the test was a failure, "YES", in which case the test failure is stored in the memory in step 412, or the test was successful, "NO". As an example, processor node 112 of FIG. 1 tests access to the other processor nodes, employing the test code 132, beginning in step 410 by testing access to processor node 110. If a failure is detected in step 411, the failure is stored in memory in step 412 in an area provided by the test code 132. The

DOCKET: TUC920000084-US1

detected failure may be a single event, or may comprise more than one communication error. In addition, the detected failure may be total loss of communication or may comprise other transmission errors, e.g., parity errors.

5        Upon completion of the access test and storage of any failure, step 415 determines whether all of the other processor nodes have been tested. If not, step 415 cycles the process back to step 410 to test access to the next processor node. As an example, in FIG. 1, processor node 112, subsequent to the test of  
10 access to processor node 110, cycles back to step 410 to test access to processor node 111. If that test also detects a failure, that failure is stored in memory in step 412 employing the test code 132.

15        Still referring to FIG. 7 and the example of FIG. 1, the testing by processor node 112 continues with respect to processor nodes 113-118. Step 415 then indicates that the testing is complete, leading to step 420, which determines whether any failure is stored in the memory. If not, "NO", all connections are operational, and the test ends at step 421, and, after some  
20 delay to prevent overload of the network, a new test begins at step 410.

Step 411-415 alternatively may be modified to produce the same end result. For example, the testing processor may test

DOCKET: TUC920000084-US1

nodes from the furthest locations first and store any failures, overwriting any previous failure, such that each time through the test, results in another node being stored as the failed node until the process ends with the closest failing node being the  
5 last stored.

10 If there is a stored failure, step 420 leads to step 425 in which the address(es) of the stored failure(s) is (are) looked up in the table of relative locations. In the above example, the stored failures comprise failure by processor node 112 to access  
15 processor nodes 110 and 111. In step 427, the processor 122 determines from its table of relative locations 142, e.g., table 300 in FIG. 4, the processor node having failed access which is closest to the failure detecting processor node. In the instant example, processor 122 determines, as between processor node 110  
20 and processor node 111, that processor node 111 is closest to the testing processor node 112.

In step 430, the processor determines whether the processor node closest to the testing processor node has a priority indication, e.g., in column 328 of table 320 of FIG. 6. In the  
25 instant example, the arrangement of the multi-drop bus network is that of FIG. 1, such that there is no priority listing for the closest processor node having failed access 111. Thus, the process proceeds to step 433 and the processor stores the

DOCKET: TUC920000084-US1

location identifier of the closest failing processor node in the memory area. In the instant example, the location identifier from table 300 of FIG. 4 for processor node MCC-1 111 is "02", and the identifier is stored. In the alternative example of 5 table 310 of FIG. 5, the location identifier for the closest processor node having failed access, processor node MCC-1 111, is "25", indicating that it is a communication processor node, and "01", indicating that it is located in the base frame 11.

9903706-034  
10 If, instead, the configuration of FIG. 2 were employed, and the access testing was conducted by processor node 170, and the access testing detected failed access to both processor node 172, and 173, step 430 of FIG. 7 indicates that processor nodes XYC-A 172 and processor node ACC-A 173 have priorities listed in column 328 of the table of relative locations 320 of FIG. 6. Hence, in 15 step 437, the processor 180 stores the location identifier from its table 190, which is table 320, for the higher priority processor node ACC-A 173, which is "27", indicating that it is an accessor processor node, and "01", indicating that it is located in the base frame 11.

20 Referring again to the network of FIG. 1, in step 440, the identifier of the closest processor node having failed access is posted at the local error indicator, for example, processor 122 of FIG. 1 posts the identifier at associated local error

DOCKET: TUC920000084-US1

indicator 152, which, in the above example, is identifier "02", the location identifier from table 300 of FIG. 4 for processor node MCC-1 111.

Still referring to FIG. 7, as one option, the process ends  
5 at step 441 so that the user may examine the local error indicator 152 for the identifier. Should the same error occur at a subsequent access test, the same identifier is posted. Thus, the user, by examining the local error indicators of the processor nodes, may isolate failures in the distributed  
10 processing system without a requirement for external diagnostics.

As an example, referring additionally to FIG. 1, upon a failure of access between processor node 111 and processor node 112, such that neither processor node 110 nor processor node 111 are able to access any of processor nodes 112-118, both processor  
15 node 110 and processor node 111 provides the identifier of the closest processor node having failed access, which is processor node ACC-A 112. In the example of the table 310 of FIG. 5, this comprises the identifier "27-01". Similarly, processor nodes 112-118 are unable to access either of processor nodes 111-110,  
20 and all of the processor nodes 112-118 provide the identifier of the closest processor node having failed access, which is processor node MCC-1 111. In the example of the table 310 of FIG. 5, this comprises the identifier "25-01". An examination of

DOCKET: TUC920000084-US1

the local error indicators thus quickly allows a user to isolate the failure to a point between processor node 111 and processor node 112.

As another example, upon a failure of access at processor node 112, such that none of processor nodes 110, 111 nor processor nodes 113-118 are able to access processor node 112, all of the processor nodes 110, 111, and 113-118 will indicate that the failure of access is at the closest processor node having failed access, which is processor node ACC-A 112, and employing the identifier of table 300 of FIG. 4, is "03". Processor node 112 is unable to access any of the other processor nodes 110, 111, and 113-118, and therefore indicates the special identifier "80". Again, an examination of the local error indicators quickly allows a user to isolate the failure to processor node 112.

In the alternative arrangement of a multi-drop bus network 160 of FIG. 2, in which processor nodes 170-172 are at an equal location and in which the drops for processor nodes 172 and 173 are tiered or cascaded, providing multiple processor nodes, the selection of the identifier when one of the multiple processor nodes is the closest failing processor node comprises selecting the multiple processor node 173 having the higher priority, and allowing a user to quickly isolate the failed access.



DOCKET: TUC920000084-US1

Still referring to FIG. 7, as another option, to capture and preserve error information of detected intermittent access failures, in step 443, an error message is posted to a log set up by the processor, e.g., processor 122 of FIG. 1, in the memory as provided by the code, e.g., test code 132. Subsequently, in step 445, the posted error message(s) may be accumulated at one or more central error logs. As an example, each processor has an error log for accumulating the error messages, or alternatively a single processor, for example, the processor 122 of processor node ACC-A 112 of FIG. 1, is provided with the capability of a central error log, e.g., in the memory as provided by test code 132. The detected access failures, including intermittent failures, are thus accumulated in the error log so that they may be examined at a suitable time. Thus, the error information is preserved which allows the user to isolate one or more intermittent failures.

As still another option, in step 450, the identifier of the closest processor node having failed access is locked at the error indicator, preserving information of the detected failure, which may also be a single intermittent failure. As one alternative, in step 453, the posted identifier is locked at the error indicator for a predetermined time-out period, controlled by a timer which is started when the identifier is posted. Upon

DOCKET: TUC920000084-US1

expiration of the time-out period of the timer, the processor deletes the posted identifier from the error indicator. As an example, the timer comprises part of the code 132 of processor node 112 of FIG. 1.

5 As another alternative, the system comprises an operator input, for example, operator input 23 at operator panel processor node 113 of FIG. 3. A processor, having locked the posted identifier at the local error indicator in step 450, responds to an operator initiated signal at the operator input, in step 455,  
10 deleting the posted identifier from the local error indicator. Thus, after isolating the access failure, the user provides the operator initiated signal, and the identifiers at the local error indicators are deleted.

As a further alternative, the local error indicator in step  
15 450, in step 457, is reset locally. As one example, the associated processor retests the network, and, if no error occurs during a predetermined number of retest cycles, e.g., 100, the associated processor deletes the identifier at the local error indicator. The retesting may be conducted as soon as the  
20 identifier is locked in step 450 to prevent posting of a transient problem, and/or the retesing may be conducted in response to an operator signal of step 455.

DOCKET: TUC920000084-US1

As another example, an operator or technician may actuate a manual reset input at the displaying processor node, deleting the posted identifier from the local error indicator. As an example, a manual reset input is provided at each of the error indicators 5 150-156 in FIG. 1. Alternatively, the error indicator may reside in volatile memory such that a card reset causes the error indicator to be cleared. The reset may occur from a power on reset or another input trigger or after communication input is restored.

10 As the result, a user is able to examine the local error indicators and isolate the access failure, and to conduct repairs without a requirement for external diagnostics. Further, information is preserved allowing the user to isolate and repair intermittent failures. Still further, error messages accumulated 15 from the plurality of processor nodes at a central error log allow a user to analyze the error information and isolate and repair multiple intermittent failures.

DOCKET: TUC920000084-US1

While the preferred embodiments of the present invention have been illustrated in detail, it should be apparent that modifications and adaptations to those embodiments may occur to one skilled in the art without departing from the scope of the  
5 present invention as set forth in the following claims.

We claim:

FOR FURTHER INFORMATION